High-Throughput Asynchronous Pipelines for Fine-Grain Dynamic Datapaths
نویسندگان
چکیده
This paper introduces several new asynchronous pipeline designs which offer high throughput as well as low latency. The designs target dynamic datapaths, both dualrail as well as single-rail. The new pipelines are latchfree and therefore are particularly well-suited for fine-grain pipelining, i.e., where each pipeline stage is only a single gate deep. The pipelines employ new control structures and protocols aimed at reducing the handshaking delay, the principal impediment to achieving high throughput in asynchronous pipelines. As a test vehicle, a 4-bit FIFO was designed using 0.6 micron technology. The results of careful HSPICE simulations of the FIFO designs are very encouraging. The dualrail designs deliver a throughput of up to 860 million data items per second. This performance represents an improvement by a factor of 2 over a widely-used comparable approach by Williams [16]. The new single-rail designs deliver a throughput of up to 1208 million data items per second.
منابع مشابه
Fine-Grain Pipelined Asynchronous Adders for High-Speed DSP Applications
A new asynchronous pipeline scheme (called LPHC), and two new pipelined asynchronous adder implementations, are introduced for high-throughput applications such as DSP’s for multimedia processing. The pipeline scheme is targeted to dynamic datapaths. A novelty of the approach is that it uses decoupled control for pull-up and pull-down stacks. The adders are pipelined at the gate-level and achie...
متن کاملAsynchronous Wave Pipelines for High Throughput Datapaths
A novel VLSI pipeline architecture for high-speed clockless computation is proposed. It features gate-level pipelining to maximize throughput and uses dynamic latches to keep the latency low. The most salient property is the asynchronous operation using a modi ed handshake protocol. Data words are accompanied by associated control signals resembling a local clock and propagate in coherent waves...
متن کاملA Survey on Efficient Low Power Asynchronous Pipeline Design Based on the Data Path Logic
This paper presents a survey on high-throughput and ultra low-power asynchronous pipeline design method targeting to latchfree and extremely fine-grain design. Since they are asynchronous, these pipelines avoid problems related to high-speed clock distribution, such as clock power, clock skew, and rigidity in handling varied environments. The pipeline communication is structured in such a way t...
متن کاملProgrammable Asynchronous Pipeline Arrays
We discuss high-performance programmable asynchronous pipeline arrays (PAPAs). These pipeline arrays are coarse-grain field programmable gate arrays (FPGAs) that realize high data throughput with fine-grain pipelined asynchronous circuits. We show how the PAPA architecture maintains most of the speed and energy benefits of a custom asynchronous design, while also providing post-fabrication logi...
متن کاملFine-grain real-time reconfigurable pipelining
In many computations, average data rates are often significantly lower than the peak rate possible. Consequently, VLSI systems capable of processing data at a maximum specified rate can be excessively dissipative when data rates are low. Such inefficiencies are particularly pronounced in heavily pipelined designs, in which registers account for the bulk of energy dissipation in a system. This p...
متن کامل